Technical Strengths and Expertise

C/C++, Python, OOP, CPU Microarchitecture, Cache Memories and Coherence, Performance Modeling, Application Analysis, Algorithms, Data Structures, Perl, Verilog HDL.

Work Experience

Qualcomm Technologies, Inc., CPU Design Center

CPU Performance Modeling Engineer

- Performance modeling lead for L2 cache unit and processor-system interface.
- Perform model vs. RTL correlation to ensure cycle-level accuracy of the performance model.

• Experiment with microarchitectural ideas to improve performance of next-generation CPUs.

• Analyze application behavior, identify performance bottlenecks, and recommend microarchitectural solutions to improve the performance of future CPUs.

Intel Corp., Software Services Group

Performance Tools Intern

• Ported SEP, a performance profiling tool used in Intel[®] VTuneTM, to enable performance monitoring on heterogeneous processor platforms.

• Augmented SEP to allow independent monitoring of events on different processor types.

• Analyzed the performance characteristics of SPEC CPU benchmarks using SEP on different types of processors.

• Investigated auto-parallelization of SPEC CPU benchmarks to improve processor performance and utilization on heterogeneous processor platforms.

North Carolina State University, Dept. of Electrical and Computer Engg.	Raleigh, NC
Research Assistant	Aug 2007 - Dec 2012

• Researched novel architectural techniques to improve the performance of single-threaded applications.

• Developed a microprocessor simulator in C++ that models the internal architecture of a superscalar processor.

Education

North Carolina State University	Raleigh, NC
Ph.D. , Computer Engineering Thesis: Architecting a Workload-agnostic Heterogeneous Multi-core Processor Advisor: Dr. Eric Rotenberg	Aug 2006 - Dec 2012
Temple University M.S.E. , Electrical Engineering Thesis: Reducing the Overhead of Runahead Execution using RENO	Philadelphia, PA Aug 2003 - May 2006
University of Mumbai B.E., Electronics Engineering	Mumbai, India Sep 1999 - June 2003

Publications

A Unified View of Non-monotonic Core Selection and Application Steering in Heterogeneous Chip Multiprocessors. Sandeep Navada, Niket K. Choudhary, Salil Wadhavkar, and Eric Rotenberg. Parallel Architectures and Compilation Techniques, Oct 2013.

FabScalar: Automating Superscalar Core Design. Niket K. Choudhary, Salil Wadhavkar, Tanmay Shah, Hiran Mayukh, Jayneel Gandhi, Brandon Dwiel, Sandeep Navada, Hashem H. Najaf-abadi, and Eric Rotenberg. IEEE Micro Top Picks, Issue 3, May-Jun 2012.

FabScalar: Composing Synthesizable RTL Designs of Arbitrary Cores within a Canonical Superscalar Template. Niket K. Choudhary, Salil Wadhavkar, Tanmay Shah, Hiran Mayukh, Jayneel Gandhi, Brandon Dwiel, Sandeep Navada, Hashem H. Najaf-abadi, and Eric Rotenberg. Intl. Symposium on Computer Architecture, Jun 2011.

FabScalar. Niket K. Choudhary, Salil Wadhavkar, Tanmay Shah, Sandeep Navada, Hashem H. Najaf-abadi, and Eric Rotenberg. Workshop on Architectural Research Prototyping (WARP), with ISCA-36, Jun 2009.

Professional Affiliations

Phi Kappa Phi, IEEE, ACM-SIGARCH.

Raleigh, NC Jun 2013 - Present

Santa Clara, CA

Feb 2011 - Aug 2011